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Abstract— Research on fine-grained pipelines can be a way to 
obtain high performance applications. Monostable to Bistable 
(MOBILE) gates are very suitable for implementing gate-level 
pipelines which can be achieved without resorting to memory 
elements. The MOBILE operating principle is implemented op-
erating two series connected Negative Differential Resistance 
(NDR) devices with a clock bias. This paper describes and exper-
imentally validates a two-phase clock scheme for such MOBILE 
based ultra-grained pipelines. Its advantages over other reported 
interconnection schemes for MOBILE gates, and also ver pure 
CMOS two-phase counterparts, are stated and analyzed. Chains 
of MOBILE gates have been fabricated and the experimental 
results of their correct operation with a two-phase clock scheme 
are provided.  As far as we know, this is the first working 
MOBILE circuit to have been reported with this interconnection 
architecture. 
 
Index Terms— Monostable-to-Bistable Logic Element, Nega-
tive Differential Resistance, Pipeline, Clock schemes. 
I. INTRODUCTION 
The design of functional units implementing very fine-grained 
pipelining for high performance applications is currently a 
very active area of research. These solutions do not apply 
conventional pipeline techniques, which insert flip- ops to 
short down signal propagation paths in combinational logic, 
but instead rely on logic circuit styles which natur lly are able 
to block the propagation of data. That is, evaluation of their 
inputs can be disabled. The potential of dynamic logic, with its 
precharge and evaluation phases, in implementing this kind of 
pipelining was recognized long ago [1], [2]. The operation of 
Domino logic in a pipelined fashion using an overlapping 
multi-phase clock scheme and without latches between con-
secutive clock phases was analyzed in depth in [2]. It is known 
that variations of this multi-phase solution (three to six phases) 
have been developed by different companies and applied to 
commercial applications [3], [4].  
In these superpipeline logic styles, operating frequency (or 
throughput) depends both on the number of clock-phases and 
the number of gate levels per clock-phase. The clock period 
needs to accommodate all the phases and the duration of each 
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phase is determined by the number of gate levels per clock-
phase. Thus, from the point of view of ultra high speed appli-
cations, a two-phase scheme with a single gate per clock-
phase is very attractive.  
Logic styles based on the Monostable to Bistable (MOBILE) 
operating principle are very suitable for implementing gate-
level pipelines which can be achieved without resorting to 
memory elements [5]. Originally, MOBILE gates were operat-
ed in a pipelined fashion using a four-phase clock scheme, but 
a two-phase overlapping clocking is also possible. MOBILE 
gates are implemented operating two series connected Nega-
tive Differential Resistance (NDR) devices with a switching 
bias. Different devices like Resonant Tunneling Diodes, tran-
sistors [6] or molecular devices [7] exhibit NDR in their I-V 
characteristic. Many circuits have been reported which use 
NDR for different applications (memories, logic, oscillators, 
A/D converters) and with different goals (high speed, low 
power or low device count,...) [8], [9] and the MOBILE prin-
ciple has been identified as a key element in crossbar architec-
tures [10]. In particular, MOBILE RTD-CMOS pipelined 
architectures have been compared to conventional CMOS 
fine-grained pipelines [11] and shown to be significatively 
more power efficient than conventional CMOS. Also, different 
transistor circuits have been explored that emulate the NDR 
characteristic [12], [13], [14], [15], [16]. This pa er explores 
in depth and experimentally validates the two-phase clock 
scheme for MOBILE based fine-grained pipelines. These 
pipelines do not have the functional limitation of the Domino 
solutions, in which only non-inverting blocks can be chained. 
Also, the well known race-through failure of two-phase fine 
grained Domino pipelines without latches is eliminated. 
This paper is organized as follows: in Section II, the MOBILE 
logic style is described. In Section III, we analyze the two-
phase gate-level MOBILE pipelines. In Section IV we d -
scribe the circuits which have been designed and fabric ted to 
experimentally validate the proposed pipeline and show exper-
imental results.  Finally, some key conclusions are given in 
Section V. 
II. MOBILE LOGIC STYLE 
A. MOBILE operating principle 
The MOBILE [17] in Fig. 1b is an edge-triggered current con-
trolled gate which consists of two devices exhibiting NDR in 
their I-V characteristic (Fig. 1a), connected in series and driv-
en by a switching bias voltage, VCK. When VCK is low, both 
NDRs are in the on-state and the circuit is monostable. In-
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creasing VCK to an appropriate maximum value ensures that 
only the device with the lowest peak current switches from the 
on-state to the off-state. Output is high if the driver NDR 
switches and low if the load switches. Logic functionality can 
be achieved if the peak current of one of the NDR devices is 
controlled by an input. In the configuration of the rising edge-
triggered inverter MOBILE shown in Fig. 1c, the peak current 
of the driver NDR can be modulated using the external i put 
signal Vin. The transistor acts as a switch, so that for a low 
input, current flows only through NDRD, but for a high input, 
the effective peak current of the driver is the sum of the peak 
currents of NDRD and NDRX. The inverter topology can be 
generalized to implement arbitrary functions by just replacing 
the single transistor in Fig. 1c (or 1d) by a transistor network 
realizing the target functionality. NDR peak currents are se-
lected such that the value of the output depends on whether the 
network transistor evaluates to “1” or to “0”.  Figure 1d de-
picts a falling edge triggered inverter. Note that branch im-
plementing functionality is now in parallel to the load NDR 
and uses a p-type transistor.  
It is well known that a sufficiently slow rising (or falling) 
transition of VCK is required for MOBILE operation [18]. That 
is to say, there is a critical rise time for the switching bias 
below which the gate does not operate correctly. Under that 
critical rise time, there is at least one input combination for 
which the gate does not produce the expected logic utput. 
This is due to AC currents associated with internal parasitics 
and output capacitive loads (fan-out), which are more im-
portant for faster clock changes and which somewhat “alter” 
the ideal MOBILE operating principle based on peak currents 
comparison. This critical value depends on both circuit (NDR 
peak currents, fan-out …) and technological parameters.  De-
sign must therefore take into account these AC currents in 
order to guarantee the desired relationship between load and 
driver currents for each input combination when VCK ap-
proaches 2Vp, Vp being the peak voltage of the NDRs (see Fig. 
1a).  
Rising (falling) edge-triggered MOBILE logic gates valuate 
inputs with the rising (falling) edge of the bias voltage and 
hold the logic level of the output while the bias voltage is high 
(low), even though the inputs change (self-latching operation 
[19]). The output returns to zero (to one) with thefalling (ris-
ing) edge of the clock until the next evaluation. The self-
latching operation allows the implementation of gate-level 
pipelined architectures without extra memory elements [5].   
B. MOBILE interconnections 
Four phase clock scheme 
Originally, cascaded rising edge-triggered MOBILE gates 
were operated in a pipelined fashion using a four-phase over-
lapping clocking scheme shown in Fig. 2a [5], [20]. Note that 
there are four steps in the operation of each MOBILE gate: 
evaluation (clock rises), hold (clock high), reset (clock falls) 
and wait (clock low). VCK, i is delayed with respect to VCK, i-1 by 
T/4, T being the clock period. In this way the i th stage evalu-
ates (rising edge of VCK, i) while the (i-1)
th stage is in the hold 
phase (VCK, i-1 high). Four clock signals are enough, since the 
first phase can be used for the fifth level and so on. In Subsec-
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Fig 1. MOBILE circuits. (a) NDR I-V characteristic. (b) Basic MOBILE. 
(c) Rising edge-triggered MOBILE inverter. (d) Falling edge-triggered 
MOBILE inverter. 
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Fig. 2. (a) Four-phase clock scheme. (b) Block diagram of a single-phase 
clock scheme. (c)-(d) Block diagram and clock waveforms of the two-
phase counterpart. 
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tion A, it was stated that there is a critical rise time below 
which the gate does not operate correctly. This explains the 
clock shape with equal rise, high, fall and low times. Thus, for 
this scheme, the clock cycle is 4TEVAL,MAX (operating frequency 
is 0.25 /TEVAL,MAX) with TEVAL,MAX being the largest evaluation 
time required by any gate in the network.  
Other simpler clock schemes have been explored in order to 
reduce the difficulties of distributing four clock signals with 
tight constraints on their relative delays and to increase 
throughput, which is limited by the evaluation time of four 
gates.  
 
Single phase clock scheme 
A network of MOBILE-based gates can be operated with a 
single clocked bias signal if rising edge-triggered gates and 
falling edge-triggered gates are alternated and latches are add-
ed at each stage to eliminate the return-to-reset behavior [21]. 
However, it has been demonstrated that to ensure cor ct op-
eration it is not necessary to eliminate return-to-reset behavior  
[22]. It is enough to keep the output of each MOBILE stage 
stable until it has been evaluated by the next one.Thus, each 
latch is replaced by a static inverter. Figure 2b depicts chained 
MOBILEs implemented with the single-phase architecture. 
The first and the third gates are rising edge-triggered, whereas 
the second and the fourth are falling edge-triggered. Note that 
the role of the inter-gate elements is to guarantee that one 
MOBILE has already taken the decision about its output be-
fore the reset to zero of the previous one reaches its input. The 
functionality of the inter-gate element is not, therefore, limited 
to be inverting (note that both inverters and buffers have been 
used in Fig. 2b), and this makes logic design more flexible. 
The clock cycle is 2TEVAL,MAX (operating frequency is 
0.5/TEVAL,MAX) with TEVAL,MAX being the largest evaluation time 
required by any stage (MOBILE + static logic) in the network.  
However, the single-phase solution has two drawbacks. First, 
negative edge-triggered MOBILEs are used, which requi s p-
type transistors. This means larger transistors and thus larger 
parasitic capacitances, which degrade gate speed. Secondly, 
the only clock skew tolerance mechanism is the delay of the 
inter-gate element. Both of these problems are overc me by 
the two-phase scheme described in next Section. 
III.  ANALYSIS OF TWO-PHASE MOBILE NETWORKS 
One alternative solution is to design networks with only posi-
tive edge triggered MOBILE gates operated with an overlap-
ping two phase clock scheme as shown in Fig. 2c [23]. Note 
that inter-gate elements (inverting or non-inverting) can also 
be added if required by logical (to increase design flexibility), 
or electrical (for example, efficient handling of large loads) 
considerations. 
The throughput (or frequency) behavior of the single phase 
scheme is preserved in the sense that it is also determined by 
the evaluation time of two stages. Also,  the proposed two-
phase scheme has clear advantages over the one-phase solu-
tion since the worse evaluation time is larger for the latter 
because it uses falling edge gates with PMOS functio al net-
works. Moreover, the overlapping of the two clocks makes it 
possible to directly connect two MOBILE gates, since the 
return to reset of one stage takes place after the evaluation of 
the next stage, and to increase clock skew toleranc - a critical 
weak point in the single-phase interconnection.  
In terms of area, the proposed topology eliminates p-type tran-
sistors, which not only leads to area savings but to have small-
er input capacitances and, therefore, smaller NDR in previous 
stages. A reduction in area up to 28% over a single-phase 
scheme have been obtained in the core of a 4 bit CLA de-
signed in an RTD-CMOS hybrid technology, which leads to a 
more compact solution even including the area occupied by 
the two-phase clock generation circuitry. 
A comparison with Domino-based counterparts also produces 
some interesting results. As we mentioned earlier in Section I,  
Domino based solutions are functionally limited in that they 
do not allow the implementation of inverting stages. This limi-
tation is due to the fact that dynamic gates evaluate when their 
clock is high, and might therefore respond to the precharge of 
their preceding stages. This will occur if the precharge results 
in a low to high transition of the preceding stage output, since 
this high value can discharge the dynamic output node. How-
ever, there is no response to high to low transitions in the out-
put of the preceding stages. That is why an odd number of 
inverting static gates are allowed after each dynamic gate, 
resulting in non inverting stages. More specifically, the basic 
domino stage comprises a dynamic gate followed by a static 
inverter. It has been proposed that modifying the topology of 
the dynamic gate will avoid this limitation, but at the expense 
of using at least three clock phases [24]. This limitation does 
not apply to MOBILE pipelines, thanks to the self-latching 
property of these gates: during clock high (hold), gate inputs 
can change without affecting the gate output. In this way, a 
MOBILE stage does not respond to the reset to zero of its 
driving stages. Since self-latching holds both for high to low 
and for low to high input transitions, this is true regardless of 
the number of inversions (none, odd number or pair number) 
between two consecutive MOBILE gates, and so both invert-
ing and non inverting stages are allowed. This leads to greater 
flexibility in logic design.  
Two-phase domino pipelines also require labor-intensive de-
sign due to race-through failure. The fact that there is both an 
upper and a lower limit on the allowed overlap of the two 
phases represents a timing challenge which complicates de-
sign, and, in many cases, causes latches to be introduced [25], 
[26]. The lower limit is determined by the fact that it should be 
long enough for a stage to evaluate before the precha ge of the 
preceding stages driving it reaches its inputs, even under worst 
case clock skew conditions. In fact, multi-phase ovrlapped 
clock schemes are said to be clock skew tolerant because of 
this overlapping. However, when only two phases are us d, 
evaluation may slip over consecutive stages if the ov rlap is 
too long (race-through failure). In Fig. 3, assuming domino 
stages, stage 2 evaluates when VCK, 2 is high, and stage 3 could 
respond to stage 2 output if VCK, 1 is a high enough time after 
VCK, 2 goes high. Stage 3 thus evaluates twice in one clock 
cycle. This is not normal pipelining behavior. Again, the self-
latching property of MOBILE logic blocks eliminates the 
upper limit. Evaluation is associated to the clock edge, so even 
if VCK, 1 is high long after VCK, 2 goes to high, there is no evalu-
ation because stage 3 does not see a clock edge. 
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IV. EXPERIMENTAL RESULTS 
The operation of the two-phase MOBILE gate interconnection 
scheme has been experimentally validated. As far as we know, 
this is the first time a working two-phase MOBILE network 
has been reported.  
Two-phase clocked chains of MOBILE inverters have been 
designed and fabricated. These structures were imple ented 
with MOS-NDR devices (circuits made up of transistor  that 
emulate the NDR I-V characteristic) and the MOBILE gate 
topology from [14] in a 1.2V/90nm CMOS technology. Fig-
ures 4a and 4b depict the schematics of the MOS-NDR device 
used and a MOBILE inverter implemented with them. The 
design of MOBILE blocks operating at high frequencis s not 
straightforward. As was previously mentioned, it is necessary 
to take into account AC currents associated to parasitic, which 
may be large at high frequencies. Design validation hus re-
quires accurate modeling of layout parasitics and this is why 
experimental validation is so important.  
Figure 4c depicts the block diagram of one of the fabricated 
circuits. Each MOBILE stage is an inverter like theone shown 
in Fig. 4b. As shown in Fig. 4c, a two-phase clock generator 
has been also included. It provides two non-overlapped clock 
signals (VCK,1 and VCK,2) with the same frequency as the master 
clock (VCK). Note that power clocks are avoided since the 
clock signal of each MOBILE circuit is applied to the input of 
a static inverter. The output of this inverter is used as the clock 
of the MOBILE inverter. In this way, the two overlapped 
clocks required are generated and the constraints o cl ck 
rising time are relaxed. Area overhead for the clocks generator 
represents 24% of the total of the chain. Note thatis per-
centage would be smaller if this circuit is integrated into more 
complex networks. 
The packaged circuit was tested and shown to operate correct-
ly. Critical input for this kind of circuit is a sequence alternat-
ing 0’s and 1’s in the sense that it limits operating frequency. 
Figure 4d shows the experimental results when such equence 
is applied to the ten-stage pipeline. Waveforms are shown of 
the master clock, the input (VIN) and the output (VOUT). These 
were captured using the Agilent DSO6104A oscilloscope. 
Note that in addition to the package, there are input buffers 
(for VIN and VCK) and output buffers and pads not shown in 
Fig. 4. VCK and VIN are 1.2V pulse trains at 400MHz and 
200MHz, respectively. As expected, VOUT is a periodical sig-
nal of the same frequency as the input. The 0101…01 se-
quence is obtained at the output of the pipeline with a latency 
of five clock cycles, since data is evaluated twice each VCK 
cycle. Note the different shapes of VIN and VOUT, due to the 
return to zero behavior of MOBILE. Results are shown at 
400MHz so that the signals are not attenuated by the experi-
mental set-up, but correct operation was observed for this and 
counterpart circuits incorporating static inverting and non 
inverting elements between MOBILE gates of over 1GHz, 
which was the target design frequency considering the availa-
ble measurement setup. However, simulations of the extracted 
stand-alone pipelined chain in Fig. 4c exhibits correct behav-
ior up to 2.2 GHz. 
We fabricated a variation of the previous chain in which the 
master clock was distributed as shown in the block diagram of 
Fig. 5a. The purpose of this experiment is to further validate 
the operation of the direct connection of MOBILE stages, 
which is the more critical one in terms of minimum overlap of 
the clocks of consecutive stages. In this simple configuration 
this overlap is just the delay introduced by one inverter and 
thus suits well our target.  
Experimental results for this topology are given in Fig. 5b, 
where VCK and VOUT are the clock and the output and VIN  is the 
input. For this experiment, VCK and VIN are clock pulses at 
1.4GHz and 175MHz (one-eight of the frequency of VCK), 
respectively. Since VIN has a duty cycle of 25%, the output 
waveform consists of two cycles at high level and six at low 
level, which is consistent with the expected respone to the 
 
Fig 3. Block diagram and clock waveforms of a generic two-phase 
interconnection scheme. 
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Fig 4. (a) MOS-NDR device. (b) MOBILE inverter implemented with 
MOS-NDR devices. (c) Block diagram of the fabricated two-phase chain of 
inverters. (d) Measured waveforms. 
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input. As previously mentioned, at this frequency attenuation 
due to the experimental set-up was observed. 
V. CONCLUSIONS 
The operation of two-phase gate-level pipelines based on the 
MOBILE operating principle has been experimentally validat-
ed. As far as we know, this is the first time a working two-
phase MOBILE network has been reported. This interconnec-
tion scheme has advantages over other previously reported 
clock schemes for MOBILE logic networks. It is simpler than 
the conventional four-phase solution and leads to higher oper-
ating frequencies, since only two stages, instead of four, se-
quentially evaluate in one clock cycle. Unlike one phase 
schemes, p-type transistors are avoided and clock skew toler-
ance increases. This is possible due to the self-latching proper-
ty of MOBILE gates, which make it possible to take advantage 
of the overlapping of the two clock phases to tolerat  clock 
skew, and also avoids the limitations of conventional CMOS 
counterparts. 
Finally, one additional feature of MOBILE logic blocks is 
that, unlike other clocked logic styles, they can be operated 
with sinusoidal clocks. It would therefore be worth exploring 
their use with energy recovering techniques. 
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Fig 5. (a) Block diagram of the reverse clock distribution chain of invert-
ers. (b) Experimental waveforms. 
 
